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i  multicores 
once upon a time … 
2 processor stalled >50% of the time 
[VLDB99] 
i  multicores 
Moore’s law 
3 
doubling of transistor counts continues 
clock speeds and power hit the wall 
i  multicores 
processor trends 
4 
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now: cores & cache utilization 
6 
at peak throughput on Shore-MT, Intel Xeon X5660 
Maximum 
IPC < 1 on a 4-issue machine 

































i  multicores 
horizontal dimension: cores & sockets 
7 exploit abundant parallelism 
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number of threads 
access latency memory bandwidth 
i  multicores 
stopping underutilization 
• how to adapt traditional execution models to 
fully exploit modern hardware? 
 
• how to maximize data & instruction locality at 
the right level of the memory hierarchy? 
 
• how to continue scaling-up despite many 
cores and non-uniform topologies? 
 
9 
i  multicores 
10 
utilization 
exploiting core’s resources 
minimizing memory stalls 
scalability 
scaling up OLTP 
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subscalar CPUs
CPU
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one instruction at a time
i""mul&cores"
2 3 4 5 6 7 8 9 10 11 121clockcycle
subscalar CPUs
CPU
fetch execute mem writedecode
fetch decode





one instruction at a time
... ten cycles to complete 2 instructions!
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fetch execute mem writedecode
fetch execute mem writedecode
fetch executedecode
Instruction pipelining:
2 3 4 5 6 7 8 9 10 11 121clockcycle
14
multiple instructions can be partially overlapped 
i""mul&cores"






fetch execute mem writedecode
fetch execute mem writedecode
fetch execute mem writedecode
fetch execute mem writedecode
Increase(the(u,liza,on(of(on2die(execu,on(resources
Instruction pipelining:
2 3 4 5 6 7 8 9 10 11 121clockcycle
14
multiple instructions can be partially overlapped 
i""mul&cores"






fetch execute mem writedecode
fetch execute mem writedecode
fetch execute mem writedecode
fetch execute mem writedecode
Increase(the(u,liza,on(of(on2die(execu,on(resources
Instruction pipelining:
2 3 4 5 6 7 8 9 10 11 121clockcycle
14
multiple instructions can be partially overlapped 
i""mul&cores"
fundamental way to parallelize
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15
multiple instructions can be partially overlapped 
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superscalar cpu
fetch decode execute mem write
fetch decode execute mem write






more than one instructions during a clock cycle
fetch decode execute mem write
fetch decode execute mem write
fetch decode execute mem write
instr5
instr6
instr7 fetch decode execute mem
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SIMD (single instruction multiple data)
processing large arrays of numeric values
e.g., the same value is being added to a large number of data points
19
Apply an instruction to multiple data elements
• allows parallelism
• process of K elements at a time          speedup of K
SIMD
i""mul&cores"
SIMD (single instruction multiple data)
20
i""mul&cores"
SIMD (single instruction multiple data)
































A1   A2   A3   A4
op
B1   B2   B3   B4
op op op
R1   R2   R3   R4
SISD to SIMD
apply the same action on 
multiple data values 
with the same cost as for 1 value
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i""mul&cores"
1     5    10    3
add
2    21    1    2
3   26   11   5
SIMD (single instruction multiple data)
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SIMD (single instruction multiple data)
runs at 
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A SMT processor pretends to be multiple logical processors
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if one thread stalls another one can continue  
i""mul&cores"
SMT (simultaneous multithreading)
A SMT processor pretends to be multiple logical processors








if one thread stalls another one can continue  
“30% performance gain” --Intel
i""mul&cores"










L2 competition for execution units
[VLDB05b]
i""mul&cores"





















share input and output data in the cache
reimplementation of dbms operators












share input and output data in the cache
reimplementation of dbms operators
odd tuples
even tuples













A’ preload data elements that will soon be needed
L2
main worker helper
use one thread for the computation 
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L2
main worker helper
use one thread for the computation 

















A’ preload data elements that will soon be needed
L2
main worker helper
use one thread for the computation 













A SMT processor pretends to be multiple logical processors
(one per instruction stream).
better than single threaded:
• increase thread-level parallelism
• improve processor utilization when one thread blocks
not as good as two physical cores























L1 L1 L1 L1
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L1 L1 L1 L1
1 core for each query
36
[VLDB08b]
c0 c1 c2 c3
i""mul&cores"
scan in multicores





L1 L1 L1 L1
1 core for each query Queries
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L1 L1 L1 L1
1 core for each table scan
{Q1,...,Qn} {Q1,...,Qn} {Q1,...,Qn}
Queries





























































































A0 or B0 























































































































































































































bitonic merge kernel with SIMD
[VLDB08a]
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sorting on multicore SIMD
[VLDB08a]
core
2 cores work simultaneously 
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i  multicores 
50 
utilization 
exploiting core’s resources 
minimizing memory stalls 
scalability 
scaling up OLTP 


























L3 / LLC 
L1-I L1-D 
today’s memory hierarchy 
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stalls  wasted power & $$$$ 
i  multicores 






















































CloudSuite on Intel Xeon X5670 
[ASPLOS12] 















graph courtesy of Ferdman et al. 
~1 instructions per cycle 
i  multicores 
sources of memory stalls 

















































































i  multicores 
• 50%-80% of cycles are stalls 
– Problem: 
instruction fetch & long-latency data misses 
– Instructions need more capacity 
– Data misses are compulsory 
 
• Focus on maximizing: 
– L1-I locality & cache line utilization for data 
 
for data intensive applications … 
54 
i  multicores 
minimizing memory stalls 
55 
being cache conscious 
code optimizations 
alternative data structures/layout 
vectorized execution 
 









i  multicores 
prefetching – lite 
• next-line: miss A  fetch A+1 
• stream: miss A, A+1  fetch A+2, A+3 
 
favors sequential access & spatial locality 
 instructions: branches, function calls 
• branch prediction 
 data: pointer chasing 
• stride: miss A, A+20  fetch A+40, A+60 
 
56 
… or text-book prefetching 
[ISCA90, MICRO00] 
though, memory stalls are still too high 
preferred on real hardware due to simplicity 













 . . . cache 
accesses 
time 




slide courtesy of Cansu Kaynak 














 . . . cache 
accesses 
time 
 . . . X Y Z A C D C  . . . X Y Z A C D C 
58 
[ISCA05, MICRO13a] 
high space cost 
exploits recurring control flow 
slide courtesy of Cansu Kaynak 









only for data on real hardware 
i  multicores 
minimizing memory stalls 
60 
being cache conscious 
code optimizations 
alternative data structures/layout 
vectorized execution 
 









i  multicores 
code optimizations 
• simplified code 
– in-memory databases have smaller instruction footprint 
 
• better code layout 
– minimize jumps  exploit next line prefetcher 
– profile-guided optimizations (static) 
– just-in-time (dynamic) 
 
• query compilation into machine/naïve code 
– e.g., HyPer, Hekaton, MemSQL 
61 
[ISCA01, ICDE10, PVLDB11a, SIGMOD13a] 
i  multicores 
cache conscious data layouts 
62 
16 bytes columns 
cache lines (64bytes) 
 
goal: 
maximize cache line utilization & 
exploit next-line prefetcher 
 
row stores: good for OLTP 
accessing many columns 
column stores: good for OLAP 
accessing a few columns 







row store erietta blue pinar black 
erietta pinar column store danica iraklis 
i  multicores 
cache conscious data structures 
63 
in memory index tree 
exploit next-line prefetcher in tree probe 




+ align nodes to cache lines 
i  multicores 
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 allows exploiting SIMD 


















. . . . . . 
i  multicores 
minimizing memory stalls 
66 
being cache conscious 
code optimizations 
alternative data structures/layout 
vectorized execution 
 









i  multicores 
instruction & data overlap 












TPC-C (100GB data) on Shore-MT 
overlapping cache blocks cold hot 
67 higher overlap in same-type transactions 
overlap: significant for instructions & low for data 


































need to track recent misses and cache contents 
exploits aggregate L1-I & instruction overlap 
i  multicores 
summary 
• DBMSs underutilize a core’s resources 
• Problem 1: L1-I misses 
– due to capacity 
– minimized footprint & 
illusion of a larger cache by maximizing re-use 
• Problem 2: LLC data misses 
– compulsory 
– maximize cache-line utilization through 
cache-conscious algorithms and layout 
 
69 
i  multicores 
70 
utilization 
exploiting core’s resources 
minimizing memory stalls 
scalability 
scaling up OLTP 
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number of threads 
access latency memory bandwidth 
i  multicores 
73 
critical path of transaction execution 




many accesses to shared data structures 
i  multicores 



















unpredictable data accesses 
clutter code with critical sections -> contention 
[PVLDB10b] 
i  multicores 
critical sections 
75 
Updating 1 row 





























i  multicores 
critical section types 
unbounded fixed cooperative 
locking, latching transaction manager logging 
76 
[VLDBJ14] 
unbounded  fixed / cooperative 
i  multicores 










i  multicores 
78 
hot shared locks cause contention 
lock manager 
trx1 trx2 trx3 
agent thread execution 
hot lock 
cold lock 
release and request the same locks repeatedly 
i  multicores 
79 
lock manager 
trx1 trx2 trx3 
agent thread execution 
hot lock 
cold lock 
speculative lock inheritance 
commit without  
releasing hot locks 
seed lock list  
of next trx 
[VLDB09b] 
significantly reduces lock contention 
i  multicores 
lightweight intent locks 
80 
• hottest locks in the system are intent locks 
 
• few intent locks -> high contention 
 
• lightweight intent locks: 
– counters in data pages 
– updated atomically 
– lower overhead than SLI 
[ADMS12] 
i  multicores 
data-oriented transaction execution 
81 
[PVLDB10b] 
convert centralized locking to thread-local 







Local Lock Table 
Pref LM Own Wait 
A A B 
A {1,0} EX A 
{1,3} EX B 
A 
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83 predictable data accesses 
[PVLDB10b] 
i  multicores 
modern shared-nothing systems 
• physical data partitioning 
• single threaded execution: no locking or latching 
• main-memory optimized: no buffer pool 
• support persistence on disk 
• durability through replication or logical logging 
 
• main challenge: concurrency with multi-site and 
long running transactions 
84 
[ICDE14c] 
[VLDB07b, ICDE11, SIGMOD12] 
i  multicores 
modern shared-nothing systems 
• H-Store/VoltDB 
– extreme fine-grained shared-nothing 
– speculative optimistic concurrency control 
• HyPer 
– OLAP support through VM snapshots 
– strict timestamp ordering 
– tentative execution for long running transactions 
– implicit locking with hardware transactional memory 
• Calvin 
– deterministic execution model with conflict detection 










i  multicores 
multiversion concurrency control 
86 
• scalable serializable snapshot isolation 
– latch-free validation phase using atomic ops 
• distributed snapshot isolation in SAP HANA 
– snapshot tokens, local-only transactions and write buffering 
 
• Hekaton 
– OCC with parallel validation and commit dependency tracking 
• Silo 





i  multicores 










i  multicores 
data access in centralized B-tree 
heap 
index 
88 conflicts on both index and heap pages 
i  multicores 
range worker 
A – M  
N – Z  








i  multicores 







• bulk synchronous parallel processing model 
• point-to-point synchronization 
• software-prefetching and SIMD 
[PVLDB11c] 
figure courtesy of Jason Sewall 







• latch-free log-structured B-tree 
• optimized for both main memory and flash 




figure courtesy of Justin Levandoski 
i  multicores 










i  multicores 
WAL: gatekeeper of the DBMS 
• write ahead logging is a performance enabler 








logging is completely serial – by design 
i  multicores 










A serialize at the log head 
B 
B I/O delay to harden the commit record 
C 
C serialize on incompatible lock 
END 
i  multicores 
 
• early lock release 
– can be improved further with control lock violation 
 
• flush pipelining 
– reduces context switches 
 
• consolidation array 
– minimize log contention 
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i  multicores 
other unbounded communication 
• critical sections protect log buffer, stats, lock 







synchronization required for one index probe 
diverse use cases – how to select the best primitive? 
i  multicores 
lock-based approaches 
blocking OS mutex 
 simple to use  overhead, unscalable 
reader-writer lock 
 concurrent readers  overhead 
queue-based spinlock (“MCS”) 
 scalable  memory management 
test and set spinlock (TAS) 
 efficient  unscalable 
98 
i  multicores 
lock-free approaches 
optimistic concurrency control (OCC) 
 low read overhead   writes cause livelock 
atomic updates 
 efficient  limited applicability 
lock-free algorithms 
 scalable  special-purpose algos 
hardware transactional memory 
 efficient, scalable  not widely available 
99 
i  multicores 
synchronization “cheat sheet” 
 OS blocking mutex: only for scheduling 
 reader-writer lock: dominated by OCC/MCS 
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socket 0 socket 1 
communication latencies vary by order-of-magnitude 
i  multicores 
OLTP on Hardware Islands 
shared-everything shared-nothing Island shared-nothing 
 stable 
 not optimal 
 
 fast 
 sensitive to workload 
 
 robust middle ground 
 
• challenges 
– optimal configuration depends on workload and hardware 
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Probe A Probe B 
i  multicores 
• identify bottlenecks in existing systems 
– eliminate bottlenecks systematically and holistically 
• design new system from the ground up 
– without creating new bottlenecks 
• do not assume uniformity in communication 
• choose the right synchronization mechanism 
105 
scaling up OLTP 
i  multicores 
106 
utilization 
exploiting core’s resources 
minimizing memory stalls 
scalability 
scaling up OLTP 
































Scaling up OLAP 
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OLAP is concerned also with resources saturation 
sharing across queries 
mitigates 
saturation 
i  multicores 
















numerous points to consider for NUMA-awareness 
(3) remote access 
latency (1.5x local) 
figure courtesy of Blagodurov et al. 
i  multicores 











i  multicores 
sharing is caring… 
110 




i  multicores 
reactive sharing proactive sharing 
•global query plan 
with shared 
operators 
• shared scans 
 
•query-centric 
• shares common 
sub-plans 










111 how and when should we use each technique? 
[SIGMOD14b] 
i  multicores 
[VLDB07a, PVLDB13b] 
























by pulling shared intermediate results 







A columns 11 
SELECT * FROM Α, Β 
WHERE Α.c1 = Β.c1  
AND  AND 
SELECT * FROM Α, Β 
WHERE Α.c1 = Β.c1  
AND  AND 
σ σ 
01 B columns 
A columns B columns 01 
+ bitwise AND 
shared operators can support high throughput 
[VLDB09a] 
i  multicores 
11 11 
11 







SELECT * FROM Α, Β 
WHERE Α.c1 = Β.c1  
AND  AND 
SELECT * FROM Α, Β 
WHERE Α.c1 = Β.c1  
AND  AND 
σ σ 
B columns 
A columns B columns 
+ bitwise AND 
bits are always 
the same 
[PVLDB13b] 
i  multicores 
11 11 
11 







SELECT * FROM Α, Β 
WHERE Α.c1 = Β.c1  
AND  AND 
SELECT * FROM Α, Β 
WHERE Α.c1 = Β.c1  
AND  AND 
σ σ 
B columns 
A columns B columns 




reactive sharing can improve proactive sharing 
[PVLDB13b] 
i  multicores 













reactive proactive (global query plan) 
execution dynamic dynamic dynamic batched 














i  multicores 
share responsibly 
117 
demo on wed 15:00  
& thu 10:30 
[PVLDB13b, SIGMOD14b] 
when to share how to share 
low concurrency 
query-centric operators  
+ reactive sharing 
high concurrency 
proactive sharing  
+ reactive sharing 
i  multicores 











i  multicores 
application-agnostic NUMA-awareness 
• black box approach 
– monitoring to predict behavior 
• DINO scheduler 
– moves threads and their data to balance cache load 
• Carrefour 
– re-organizes data to avoid memory bottlenecks 
– by: replicating, interleaving or co-locating data 
119 
[HPCA13, USENIX11, ASPLOS13] 
not always optimal for DBMS 
i  multicores 
impact of NUMA 
• data partitions accessed by different clients  
– co-locate threads and data they access 
120 
[BTW13] 
up to 75% improvement 
figure courtesy of Kiefer et al. 
i  multicores 
data shuffling  
• N threads, each partitions its local data into N 
equally-sized pieces, transmitted to the rest 
• naïve method: 
121 
[CIDR13b] 
saturates memory and interconnects 
s1.p1 s1.p2 s2.p1 s2.p2 s3.p1 s3.p2 s4.p1 s4.p2 
s1.c1 s1.c2 s2.c1 s2.c2 s3.c1 s3.c2 s4.c1 s4.c2 
step 1 
s1.p1 s1.p2 s2.p1 s2.p2 s3.p1 s3.p2 s4.p1 s4.p2 




i  multicores 
coordinated shuffling 
122 
inner ring fixed 
outer ring rotates 
balances memory and interconnect traffic 
[CIDR13b] 
i  multicores 
radix hash join 
123 
[VLDB09c] 
cache-efficient but not NUMA-aware 
partitions (by key) are small 
enough to fit into cache 
figure courtesy of Kim et al. 
i  multicores 
• NUMA-awareness rules: 
– no remote random writes 
– sequential remote reads 
– no synchronization 
massively parallel sort-merge join 
124 
[PVLDB12a] 
remote random accesses > remote scans 
faster than radix hash-join 
for star schemas 
figure courtesy of Albutiu et al. 
i  multicores 
























suffers from bandwidth 
saturation for general schemas 
multi-way merging with 
task scheduling to balance 
CPU and memory 
radix hash join 
still superior 
a long-standing battle 
i  multicores 
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Context switch Cache thrashing Overutilization 
i  multicores 










socket 1 socket 2 task queues 
[ADMS13] 










Context switch Cache thrashing Overutilization 
i  multicores 
opportunities and challenges 
129 
[ADMS13, DSAA14, ICDE13a, PCS13] 
challenges solutions 







task granularity depending on saturation 
opportunities advantages 
decouple from OS full control and predictability 
task granularity 
balance CPU and memory 
parallelism 
task prioritization workload management 
i  multicores 
task scheduling for OLAP 
130 
[SIGMOD14a] 
figure courtesy of Leis et al. 
i  multicores 
embrace… 
• sharing 
– reduces contention for resources 
– reactive and proactive 
• NUMA-awareness 
– reduce latency and avoid bottlenecks 
– data placement and thread scheduling 
– black box approach not optimal 
– algorithms 
• task scheduling 
– abstract resources and utilize them efficiently 
131 …to scale up OLAP 
i  multicores 
132 
utilization 
exploiting core’s resources 
minimizing memory stalls 
scalability 
scaling up OLTP 









i  multicores 
exploiting hardware requires 
– utilizing the resources of a core 
– taking advantage of parallelism 
– optimally managing the memory 
art of scheduling 
– adjust your task granularity 
– optimize locality at the right level 
– avoid saturation 
road to scalability 
– eliminate all unbounded communication 
133 
concluding remarks 
bridge the gap between software & hardware 
i  multicores 














 Transistor Scaling (Moore's Law)
 Supply Voltage (ITRS)
age of dark silicon is upon us! 
exponential increase in unusable area on chips 
[MICRO11, USENIX12] 
graph courtesy of Hardavellas et al. 
i  multicores 
[ISCA14] 
exploiting dark silicon 
135 toward specialized hardware 
• Meet the walkers 
• Database processing unit 
• Programmable 
accelerators 
• Bionic databases 
• Reconfigurable datacenters 






i  multicores 
open questions – How to … 
• fit NVRAM to memory hierarchy? 
• exploit HTM? 
• adapt the whole software stack (OS + 
applications) to hardware specialization? 
• take advantage of compilers? 
• design concurrency-control for many-cores? 
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